Concurrency Preserving Partitioning Algorithm for Parallel Logic Simulation
نویسندگان
چکیده
منابع مشابه
Dynamic Fitness Function for Parallel Evolutionary Partitioning Algorithms in the Context of Parallel Logic Simulation
Parallelization of logic simulation is a promising way to accelerate verification processes for whole processor designs. Partitioning of hardware models influences the efficiency of following parallel simulations essentially. Within the frame of a 2-level hierarchical partitioning scheme Parallel Evolutionary Algorithms are successfully applied using a lazy communication strategy. Introducing a...
متن کاملParallel Logic Synthesis Using Partitioning
In this paper, we present a partitioning approach of parallel logic synthesis, which is diierent from the previous approaches which involved parallelization of individual operations within the synthesis algorithm. We partition the given logic circuits and distribute the partitions to diierent processors for synthesis. For good load balancing, partitioning algorithm is tuned so that the estimate...
متن کاملStudy of a Multilevel Approach to Partitioning for Parallel Logic Simulation
Parallel simulation techniques are often employed to meet the computational requirements of large hardware simulations in order to reduce simulation time. In addition, partitioning for parallel simulations has been shown to be vital for achieving higher simulation throughput. This paper presents the results of our partitioning studies conducted on an optimistic parallel logic simulation framewo...
متن کاملParameterized Partition Valuation for Parallel Logic Simulation
Parallelization of logic simulation on register-transfer and gate level is a promising way to accelerate extremely time-extensive system simulation processes during the design of whole processor structures. The background of this paper is given by the functional simulator parallelTEXSIM realizing simulation based on the clock-cycle algorithm over loosely-coupled parallel processor systems. In p...
متن کاملParallel Logic Simulation of Digital Circuits Abstract Parallel Logic Simulation of Digital Circuits
Parallel Logic Simulation of Digital Circuits By Hong Kyu Kim Parallel discrete event simulation (PDES) is e cient in simulating a large digital circuit. In this dissertation, two techniques are proposed to improve the performance of PDES in logic simulation. One is a partitioning algorithm and the other is a hybrid parallel simulation protocol. Experiments were performed to demonstrate that th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: VLSI Design
سال: 1999
ISSN: 1065-514X,1563-5171
DOI: 10.1155/1999/18373